Ch 02: 16-Bit Segmented Memory Model & Addressing Modes

395 Questions395 MCQs0 Short Questions0 Long Questions
๐ŸŽฏ Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

๐Ÿ“˜ VU MID TERM EXAMLectures 1 to 22
โฑ๏ธ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

๐Ÿ“30 MCQs
โฑ๏ธ60 Minutes
๐Ÿ“— VU FINAL TERM EXAMLectures 23 to 45
โฑ๏ธ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

๐Ÿ“45 MCQs
โฑ๏ธ90 Minutes
Showing 61 โ€“ 70 of 395 Questions
Page 7 of 40
Q61
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (Registers as Internal Memory Cells)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Processor registers function like ultra-fast scratchpad RAM inside the CPU, and their behavior and structure are very similar to normal __________.
  1. A.Number
  2. B.opreations
  3. C.memory cells
  4. D.None of the Given
Q62
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (Accumulator Register and Processor Word Size)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In x86 processor architecture, what is the primary central register used for general arithmetic and logical calculations, and how is the processor's fundamental word size defined?
๐Ÿ’ป assembly Snippet
mov ax, 10 ; AX accumulator register
Q63
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (Four Instruction Groups)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the CS401 assembly language curriculum, instructions are broadly categorized into how many primary instruction groups?
  1. A.4
  2. B.5
  3. C.3
  4. D.2
Q64
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (Address Registers vs Data Registers)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Which group of registers does not hold raw data directly, but rather holds the memory address of data?
  1. A.Pointer, Segment, or Base Register
  2. B.Pointer, Index, or Base Register
  3. C.General Registers
  4. D.Instruction Pointer
Q65
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (Accumulator Register and Word Size)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
There is a central register in every processor called the __________, and the word size of a processor is defined by the width of its __________.
  1. A.accumulator, accumulator
  2. B.data bus, accumulator
  3. C.accumulator, Address Bus
  4. D.accumulator, memory
Q66
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (Data Movement Instructions Definition)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
True or False: Data movement instructions are used to transfer data from one location to another (e.g., between registers or between register and memory).
  1. A.TRUE
  2. B.FALSE
Q67
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (Special Instructions Group)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Which instruction group allows altering specific processor control behaviors and status flags (e.g., `CLI`, `STI`, `CLD`, `STD`)?
๐Ÿ’ป assembly Snippet
cli ; Special instruction clearing Interrupt Flag
  1. A.Special Instructions
  2. B.Data Movement Instructions
  3. C.Program Control Instructions
  4. D.Arithmetic and Logic Instructions
Q68
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (MOV Data Movement Instruction)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
The `MOV` instruction belongs to which classification of instructions?
๐Ÿ’ป assembly Snippet
mov ax, bx ; Copies value from BX to AX
  1. A.Arithmetic and Logic Instructions
  2. B.Data Movement Instructions
  3. C.Program Control Instructions
  4. D.Special Instructions
Q69
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (16-Bit Register Width)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
The Intel 8088/8086 is a 16-bit processor, with its accumulator and all general registers having a bit width of __________.
  1. A.32 bits
  2. B.6 bits
  3. C.16 bits
  4. D.64 bits
Q70
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.1. Basic Processor Concepts (iAPX88 Architecture History)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
The Intel iAPX88 (8088) processor architecture is __________.
  1. A.More than 25 years old
  2. B.New
  3. C.Not Good
  4. D.None of the Given