Ch 02: 16-Bit Segmented Memory Model & Addressing Modes

395 Questions395 MCQs0 Short Questions0 Long Questions
๐ŸŽฏ Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

๐Ÿ“˜ VU MID TERM EXAMLectures 1 to 22
โฑ๏ธ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

๐Ÿ“30 MCQs
โฑ๏ธ60 Minutes
๐Ÿ“— VU FINAL TERM EXAMLectures 23 to 45
โฑ๏ธ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

๐Ÿ“45 MCQs
โฑ๏ธ90 Minutes
Showing 391 โ€“ 395 of 395 Questions
Page 40 of 40
Q391
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.3. Addressing ModesEasyโญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Explain Based Register Indirect and Indexed Register Indirect addressing modes in 8086 assembly language, highlighting their default segment associations when using BX, BP, SI, and DI.
๐Ÿ’ป assembly Snippet
; Based and Indexed Register Indirect Addressing Examples
mov [bx], ax  ; Based Indirect (DS:BX)
mov [bp], al  ; Based Indirect (SS:BP)
mov [si], ax  ; Indexed Indirect (DS:SI)
mov [di], ax  ; Indexed Indirect (DS:DI)
Q392
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.3. Addressing ModesMediumโญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
How do Based + Offset and Indexed + Offset addressing modes operate in 8086 assembly language? Illustrate with examples using BX, BP, SI, and DI.
๐Ÿ’ป assembly Snippet
; Register + Offset Addressing Examples
mov [bx + 300], ax  ; Base + Offset (DS)
mov [bp + 300], ax  ; Base + Offset (SS)
mov [si + 300], ax  ; Index + Offset (DS)
mov [di + 300], al  ; Index + Offset (DS)
Q393
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.3. Addressing ModesMediumโญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
What is Base + Index addressing mode in 8086 assembly language, which register pairs are legally permitted, and what default segment is assigned?
๐Ÿ’ป assembly Snippet
; Base + Index Addressing Examples
mov ax, [bx + si]  ; EA = BX + SI (Default DS)
mov ax, [bx + di]  ; EA = BX + DI (Default DS)
mov cx, [bp + si]  ; EA = BP + SI (Default SS)
mov dx, [bp + di]  ; EA = BP + DI (Default SS)
Q394
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.3. Addressing ModesMediumโญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
How does Base + Index addressing mode function in 8086 assembly language, and how is the default segment register determined when combining base registers (BX/BP) with index registers (SI/DI)?
๐Ÿ’ป assembly Snippet
; Base + Index Addressing Segment Rules
mov [bx + si], ax  ; Base BX -> Uses Data Segment (DS:[BX+SI])
mov [bp + di], al  ; Base BP -> Uses Stack Segment (SS:[BP+DI])
Q395
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.3. Addressing ModesHardโญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Describe the Base + Index + Offset addressing mode in 8086 assembly language, give an example instruction, and explain how it can be used to navigate two-dimensional (2D) arrays.
๐Ÿ’ป assembly Snippet
; Base + Index + Offset Addressing Example
mov ax, [bx + si + 300]  ; EA = BX + SI + 300 (Relative to DS)