Ch 02: 16-Bit Segmented Memory Model & Addressing Modes

395 Questions395 MCQs0 Short Questions0 Long Questions
๐ŸŽฏ Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

๐Ÿ“˜ VU MID TERM EXAMLectures 1 to 22
โฑ๏ธ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

๐Ÿ“30 MCQs
โฑ๏ธ60 Minutes
๐Ÿ“— VU FINAL TERM EXAMLectures 23 to 45
โฑ๏ธ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

๐Ÿ“45 MCQs
โฑ๏ธ90 Minutes
Showing 1 โ€“ 10 of 395 Questions
Page 1 of 40
Q1
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.6. Segment AssociationEasyโญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
By default, the CS (Code Segment) register is implicitly associated with:
  1. A.SS
  2. B.BP
  3. C.CX
  4. D.IP
Q2
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.4. Memory AddressingMedium๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Describe the 'Indexed Register Indirect + Offset' addressing mode in x86 assembly language and provide an illustrative example.
๐Ÿ’ป assembly Snippet
mov si, 0x0100
mov ax, [si + 4]
Q3
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.5. Flags RegisterEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Provide valid x86 assembly instruction(s) to move the value of the FLAGS register into the AX register.
๐Ÿ’ป assembly Snippet
pushf
pop ax
Q4
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.4. Memory AddressingMedium๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Given starting offset address 0151 for Label1, list the exact byte contents of memory locations 0151 through 0158 for the following assembly data definitions: Label1: dw 8494 db 42 dw 54 dw 7500 db 01
๐Ÿ’ป assembly Snippet
Label1: dw 8494
        db 42
        dw 54
        dw 7500
        db 01
Q5
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.4. Memory AddressingEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Calculate the 20-bit physical memory addresses for the following Segment:Offset pairs in Real Mode: 1. 00EA:02A4 2. 0100:AA23 3. D3B8:F222 4. 00A0:1234 5. 8FEF:0FFF
๐Ÿ’ป assembly Snippet
; Formula: Physical Address = (Segment << 4) + Offset
; 1. 0x00EA0 + 0x02A4 = 0x01144
; 2. 0x01000 + 0xAA23 = 0x0BA23
; 3. 0xD3B80 + 0xF222 = 0xE2DA2
; 4. 0x00A00 + 0x1234 = 0x01C34
; 5. 0x8FEF0 + 0x0FFF = 0x90EEF
Q6
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.4. Memory AddressingEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Calculate the Effective Address (EA) generated by each of the following independent x86 assembly instructions given initial register and displacement values: BX = 0x0101, BP = 0x0222, SI = 0x1234, and var1 = 0x1771. 1. mov ax, [bx+si] 2. mov ax, [bx+100] (where 100 is in decimal) 3. mov ax, [bp+si] 4. mov ax, [var1+bp] 5. mov ax, [si+var1]
๐Ÿ’ป assembly Snippet
; Initial Values:
; BX = 0x0101, BP = 0x0222, SI = 0x1234, var1 = 0x1771
mov ax, [bx+si]
mov ax, [bx+100]
mov ax, [bp+si]
mov ax, [var1+bp]
mov ax, [si+var1]
Q7
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.5. Flags RegisterHard๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Given initial values AX = 0x1254 and BX = 0x0FFF, determine the values of the Zero Flag (ZF), Carry Flag (CF), Sign Flag (SF), and Overflow Flag (OF) after executing each of the following instructions: 1. add ax, 0xEDAB 2. add ax, bx 3. add bx, 0xF001
๐Ÿ’ป assembly Snippet
mov ax, 0x1254
mov bx, 0x0FFF
add ax, 0xEDAB
add ax, bx
add bx, 0xF001
Q8
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.5. Flags RegisterEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
What is the Interrupt Flag (IF) in x86 architecture, and how is it controlled?
๐Ÿ’ป assembly Snippet
cli
; critical section
sti
Q9
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.5. Flags RegisterEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In x86 assembly language architecture, the Interrupt Flag (IF) in the FLAGS register is set directly by the ________.
๐Ÿ’ป assembly Snippet
sti
  1. A.Processor
  2. B.Organization
  3. C.Programmer
  4. D.Any one can set
Q10
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ 2.5. Flags RegisterEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Which x86 CPU flag has a special, dedicated role in hardware debugging and step-by-step instruction execution?
๐Ÿ’ป assembly Snippet
pushf
pop ax
or ax, 0x0100 ; Set Trap Flag (bit 8)
push ax
popf
  1. A.Sign Flag
  2. B.Trap Flag
  3. C.Interrupt Flag
  4. D.Direction Flag