Ch 15: 32-Bit Protected Mode Architecture

173 Questions173 MCQs0 Short Questions0 Long Questions
๐ŸŽฏ Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

๐Ÿ“˜ VU MID TERM EXAMLectures 1 to 22
โฑ๏ธ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

๐Ÿ“30 MCQs
โฑ๏ธ60 Minutes
๐Ÿ“— VU FINAL TERM EXAMLectures 23 to 45
โฑ๏ธ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

๐Ÿ“45 MCQs
โฑ๏ธ90 Minutes
Showing 31 โ€“ 40 of 173 Questions
Page 4 of 18
Q31
๐Ÿง  Long Problem๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ Protected Mode Descriptors and Address TranslationHardโญ๐Ÿ’ก๐ŸŒŸ๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Answer the following questions regarding 80386 Protected Mode descriptors and physical address calculations: 1. Construct the 8-byte segment descriptors in the format 'dd lower_dword, upper_dword' assuming A=0, P=1, G=0, AVL=1, r=0: i. 32-bit, non-conforming, execute-only code segment at level 2 with Base = 0x00403333 and Limit = 0x0FFFF. ii. 32-bit, Read-only data segment at level 0 with Base = 0x00A0BBBB and Limit = 0x1CCCC. 2. Calculate the 32-bit physical addresses where Base = 0x00A00000, Limit = 0x30000, EBX = 0x00001000, and ESI = 0x00003000: i. [bx+si] ii. [ebx+esi-0x0012FD]
๐Ÿ’ป assembly Snippet
dd 0x0000FFFF, 0x00CF9A00
Q32
๐Ÿง  Long Problem๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ Protected Mode Segment Descriptors and Bit DecodingHardโญ๐Ÿ’ก๐ŸŒŸ๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
For the following 80386 Protected Mode 8-byte segment descriptors, determine and extract the values of the 20-bit Limit, Accessed bit (A), Present bit (P), and Available bit (AVL): 1. `dd 0x00FEADEF, 0x00B60718` 2. `dd 0xF8E2135A, 0x13DC1258`
๐Ÿ’ป assembly Snippet
dd 0x00FEADEF, 0x00B60718
dd 0xF8E2135A, 0x13DC1258
Q33
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ VESA Graphics Services and Video ModesEasyโญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
The VESA VBE 2.0 (Video Electronics Standards Association BIOS Extension) specification standardizes which type of display mode in IBM-compatible PCs?
๐Ÿ’ป assembly Snippet
mov ax, 0x4F02
mov bx, 0x4117
int 0x10
  1. A.High Resolution Mode
  2. B.Low Resolution Mode
  3. C.Very High Resolution Mode
  4. D.Medium Resolution Mode
Q34
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ 32-Bit Flat Memory Architecture and AddressingEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
How much total physical memory address space can a 32-bit address register access in protected mode?
๐Ÿ’ป assembly Snippet
mov eax, [0x10000000]    ; Accessing memory in 4 GB linear address space
  1. A.2 GB
  2. B.4 GB
  3. C.6 GB
  4. D.8 GB
Q35
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ 32-Bit Linear Addressing and Memory SpaceEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In 32-bit x86 protected mode, what is the maximum addressable memory capacity accessible using flat linear addressing?
  1. A.2 GB
  2. B.4 GB
  3. C.6 GB
  4. D.8 GB
Q36
๐Ÿ“ Short Q๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ Protected Mode Segment DescriptorsEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Name and describe the functional roles of any two descriptor types used in x86 Protected Mode architecture.
๐Ÿ’ป assembly Snippet
dd 0x0000FFFF, 0x00CF9A00
Q37
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ VESA Graphics Services and Linear Frame BuffersEasy๐Ÿ”โญ๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
The VESA VBE 2.0 specification provides standard BIOS extensions primarily for managing which display modes?
๐Ÿ’ป assembly Snippet
mov ax, 0x4F02
mov bx, 0x4117
int 0x10
  1. A.High Resolution Mode
  2. B.Low Resolution Mode
  3. C.Very High Resolution Mode
  4. D.Medium Resolution Mode
Q38
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ 32-Bit Linear Addressing and Memory SpaceEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
How much physical memory address space can a 32-bit address register access in protected mode?
  1. A.2 GB
  2. B.4 GB
  3. C.6 GB
  4. D.8 GB
Q39
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ Protected Mode Segment Selectors and Descriptor TablesMedium๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In x86 Protected Mode segment selectors, setting the Table Indicator (TI) bit to ________ selects the Global Descriptor Table (GDT).
  1. A.0
  2. B.1
  3. C.-1
  4. D.-2
Q40
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 15๐Ÿท๏ธ VESA Color Modes and Graphics ArchitectureEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In VESA 16-bit high-color graphics mode, how are the color bits organized for the Red, Green, and Blue (RGB) components of each pixel?
๐Ÿ’ป assembly Snippet
mov ax, 0x4F02
mov bx, 0x4117
int 0x10
  1. A.5:5:5
  2. B.5:6:5
  3. C.6:5:6
  4. D.5:6:7