Ch 04: Bit Manipulation and Shifts

198 Questions198 MCQs0 Short Questions0 Long Questions
๐ŸŽฏ Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

๐Ÿ“˜ VU MID TERM EXAMLectures 1 to 22
โฑ๏ธ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

๐Ÿ“30 MCQs
โฑ๏ธ60 Minutes
๐Ÿ“— VU FINAL TERM EXAMLectures 23 to 45
โฑ๏ธ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

๐Ÿ“45 MCQs
โฑ๏ธ90 Minutes
Showing 101 โ€“ 110 of 198 Questions
Page 11 of 20
Q101
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Segmented Memory Model (Default CS:IP Pointer Association)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In 8088 segmented memory default pairing rules, which pointer register is associated by default with the Code Segment (`CS`) register?
๐Ÿ’ป assembly Snippet
; Physical Instruction Address = (CS * 16) + IP
  1. A.SS
  2. B.BP
  3. C.CX
  4. D.IP
Q102
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Segmented Memory Model (20-Bit Physical Address Bus)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
What is the minimum number of address bus bits required to directly access 1 MB ($2^{20}$ bytes) of physical memory?
  1. A.16 bits
  2. B.32 bits
  3. C.Depends on the processor architecture
  4. D.20 bits
Q103
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Segmented Memory Model (CS:IP Default Pairing)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In 8088/8086 segmented memory architecture, which pointer register is associated by default with the Code Segment (`CS`) register?
๐Ÿ’ป assembly Snippet
; Physical Instruction Address = (CS * 16) + IP
  1. A.SS
  2. B.BP
  3. C.CX
  4. D.IP
Q104
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (16-Bit Base and Index Register Combination Rules)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
True or False: In 16-bit 8088 addressing modes, combining two base registers in indirect memory addressing (such as `[BX + BP]`) is illegal.
๐Ÿ’ป assembly Snippet
; mov ax, [bx + bp] ; ILLEGAL in 16-bit x86 addressing
mov ax, [bx + si]   ; Legal: Base (BX) + Index (SI)
  1. A.True
  2. B.False
Q105
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Segmented Memory Model (CS:IP Default Register Pairing)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In 8088/8086 segmented memory architecture, which register is associated by default with the Code Segment (`CS`) register to fetch instructions?
๐Ÿ’ป assembly Snippet
; Physical Instruction Address = (CS * 16) + IP
  1. A.SS
  2. B.BP
  3. C.CX
  4. D.IP
Q106
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Effective Address EA Calculation)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
All memory addressing mechanisms in the iAPX88 architecture evaluate and return a 16-bit offset number called the __________.
๐Ÿ’ป assembly Snippet
; EA = Base + Index + Displacement
; Physical Address = (Segment * 16) + EA
  1. A.Effective address
  2. B.Physical address
  3. C.Direct address
  4. D.None of the given
Q107
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Direct Addressing Fixed Constant Offset)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In direct addressing mode, the memory displacement/address supplied explicitly within the instruction opcode stream is __________.
๐Ÿ’ป assembly Snippet
mov ax, [1234h] ; 1234h is a fixed direct offset constant
  1. A.Fixed
  2. B.Variable
  3. C.Register
  4. D.Empty
Q108
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Invalid Subtracting Registers in Address Calculation)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
True or False: In 16-bit x86 memory addressing modes, subtracting an index register from a base register (such as `[BX - SI]`) within memory address brackets is illegal in assembly language.
๐Ÿ’ป assembly Snippet
; mov ax, [bx - si] ; ILLEGAL in x86 16-bit addressing
mov ax, [bx + si]   ; Legal: Base (BX) + Index (SI)
  1. A.True
  2. B.False
Q109
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Direct Addressing Fixed Offset)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In direct addressing mode, the memory address offset specified in the instruction is __________.
๐Ÿ’ป assembly Snippet
mov ax, [1234h] ; 1234h is a fixed direct offset constant
  1. A.Fixed
  2. B.Variable
  3. C.Register
  4. D.Empty
Q110
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Segmented Memory Model (Default SS:BP Pointer Association)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In 8088/8086 segmented memory architecture, base register `BP` (Base Pointer) is associated by default with which segment register?
๐Ÿ’ป assembly Snippet
; Effective Address = BP + Displacement
; Physical Address = (SS * 16) + (BP + Displacement)
  1. A.CS
  2. B.IP
  3. C.SS
  4. D.SP