Ch 04: Bit Manipulation and Shifts

198 Questions198 MCQs0 Short Questions0 Long Questions
๐ŸŽฏ Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

๐Ÿ“˜ VU MID TERM EXAMLectures 1 to 22
โฑ๏ธ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

๐Ÿ“30 MCQs
โฑ๏ธ60 Minutes
๐Ÿ“— VU FINAL TERM EXAMLectures 23 to 45
โฑ๏ธ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

๐Ÿ“45 MCQs
โฑ๏ธ90 Minutes
Showing 81 โ€“ 90 of 198 Questions
Page 9 of 20
Q81
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Immediate Addressing Mode)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the assembly instruction `mov ax, 5`, which addressing mode is utilized?
๐Ÿ’ป assembly Snippet
mov ax, 5 ; Constant 5 is an immediate operand
  1. A.Immediate
  2. B.Indirect
  3. C.Direct
  4. D.Register
Q82
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Based Register Plus Offset Addressing)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the assembly instruction `mov ax, [num1 + bx]`, which addressing mode is utilized?
๐Ÿ’ป assembly Snippet
mov ax, [num1 + bx] ; Base register BX added to variable offset num1
  1. A.OFFSET + Indirect
  2. B.Register + Direct
  3. C.Indirect + Reference
  4. D.BASED REGISTER + OFFSET
Q83
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Effective Address Definition)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In base + offset addressing modes, the calculated 16-bit offset address resulting from adding the base register and offset displacement is called the __________ address.
๐Ÿ’ป assembly Snippet
mov ax, [bx + 4] ; Effective Address EA = BX + 4
  1. A.effective
  2. B.physical
  3. C.segment
  4. D.indirect
Q84
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Segment Override Prefix CS:BX)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the instruction `mov ax, [cs:bx]`, the segment override prefix `cs:` explicitly associates which segment register with base register `BX` for this specific instruction?
๐Ÿ’ป assembly Snippet
mov ax, [cs:bx] ; Overrides default DS segment to use CS:BX
  1. A.CS with BX
  2. B.BX with CS
  3. C.BX with AX
  4. D.None of the Given
Q85
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Effective Address Calculation)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Given `BX = 0x0100` and `DS = 0xFFF0`, what is the 16-bit Effective Address (EA) calculated for the memory operand in `mov [bx + 0x0100], ax`?
๐Ÿ’ป assembly Snippet
; BX = 0x0100
; EA = BX + 0x0100 = 0x0100 + 0x0100 = 0x0200
  1. A.0020
  2. B.0200
  3. C.0300
  4. D.0x02
Q86
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Segmented Memory Model (Physical Address Calculation with Wraparound)Medium๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Given `BX = 0x0100` and `DS = 0xFFF0`, what is the 20-bit physical memory address generated for `mov [bx + 0x0100], ax` taking 8088 real mode 20-bit address wraparound into account?
๐Ÿ’ป assembly Snippet
; DS = 0xFFF0, EA = 0x0200
; Base = 0xFFF00
; Physical = 0xFFF00 + 0x0200 = 0x100100 -> 0x0100 (20-bit wraparound)
  1. A.0020
  2. B.0x0100
  3. C.0x10100
  4. D.0x100100
Q87
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Direct Memory Addressing)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the assembly instruction `mov [1234], al`, which addressing mode is utilized?
๐Ÿ’ป assembly Snippet
mov [1234], al ; Direct memory address 1234
  1. A.Immediate
  2. B.Indirect
  3. C.Direct
  4. D.Register
Q88
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Indexed Register Indirect Addressing)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the assembly instruction `mov [SI], AX`, which addressing mode is utilized?
๐Ÿ’ป assembly Snippet
mov [si], ax ; Memory offset is stored in index register SI
  1. A.Based Register Indirect
  2. B.Indirect
  3. C.Indexed Register Indirect
  4. D.Immediate
Q89
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (Illegal Subtraction in Memory Addressing)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Why is the instruction `mov ax, [bx - si]` illegal in 16-bit x86 assembly language?
๐Ÿ’ป assembly Snippet
; mov ax, [bx - si] ; ILLEGAL: Subtraction in addressing is invalid
mov ax, [bx + si] ; LEGAL: Addition in base-index addressing
  1. A.Based Register Indirect
  2. B.Indirect
  3. C.Direct
  4. D.illegal
Q90
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 4๐Ÿท๏ธ 4.1. Addressing Modes (16-Bit Register Memory Pointer Requirement)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the assembly statement `mov ax, [BL]`, why does the assembler flag an invalid instruction error?
๐Ÿ’ป assembly Snippet
; mov ax, [bl] ; ILLEGAL: BL is an 8-bit register
mov ax, [bx] ; LEGAL: BX is a 16-bit base register
  1. A.Address pointer register must be 16-bit
  2. B.Address must be 8bit
  3. C.Address must be 4bit
  4. D.8 bit to 16 bit move illegal