Ch 02: 16-Bit Segmented Memory Model & Addressing Modes

395 Questions395 MCQs0 Short Questions0 Long Questions
๐ŸŽฏ Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

๐Ÿ“˜ VU MID TERM EXAMLectures 1 to 22
โฑ๏ธ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

๐Ÿ“30 MCQs
โฑ๏ธ60 Minutes
๐Ÿ“— VU FINAL TERM EXAMLectures 23 to 45
โฑ๏ธ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

๐Ÿ“45 MCQs
โฑ๏ธ90 Minutes
Showing 151 โ€“ 160 of 395 Questions
Page 16 of 40
Q151
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Overlapping Memory SegmentsEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In a program where CS, DS, SS, and ES all hold the exact same segment base value, this configuration is called __________.
๐Ÿ’ป assembly Snippet
mov ax, cs
mov ds, ax
mov es, ax
mov ss, ax
  1. A.equal memory
  2. B.overlapping segments
  3. C.segment hiding
  4. D.overlapping SI
Q152
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Paragraph Boundaries and 16-Byte Segment AlignmentEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In 8088 real mode architecture, memory segments can only begin at 16-byte aligned address boundaries called __________ boundaries.
  1. A.segment
  2. B.paragraph
  3. C.cell
  4. D.RAM
Q153
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ NASM Data Types (DB Directive)Easy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the NASM assembly data declaration statement 'num1: db 5', what is the size of the allocated memory location?
๐Ÿ’ป assembly Snippet
num1: db 5
  1. A.1 byte
  2. B.4 bits
  3. C.16 bits
  4. D.2 bytes
Q154
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Register Addressing ModeEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Which addressing mode is used in the assembly instruction 'MOV AX, BX'?
๐Ÿ’ป assembly Snippet
mov ax, bx
  1. A.Immediate Addressing
  2. B.Indirect Addressing
  3. C.Direct Addressing
  4. D.Register Addressing
Q155
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Based Register Indirect Addressing ModeEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Which addressing mode is used in the assembly instruction 'MOV AX, [BX]'?
๐Ÿ’ป assembly Snippet
mov ax, [bx]
  1. A.Based Register Indirect Addressing
  2. B.Indirect Addressing
  3. C.Base Indirect Addressing
  4. D.Immediate Addressing
Q156
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Immediate Addressing ModeEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Which addressing mode is used in the assembly instruction 'MOV AX, 5'?
๐Ÿ’ป assembly Snippet
mov ax, 5
  1. A.Immediate Addressing Mode
  2. B.Direct Addressing Mode
  3. C.Register Addressing Mode
  4. D.Indirect Addressing Mode
Q157
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Based Register + Offset Addressing ModeMedium๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Which addressing mode is used in the assembly instruction 'MOV AX, [num1 + BX]'?
๐Ÿ’ป assembly Snippet
mov ax, [num1 + bx]
  1. A.Offset + Indirect Addressing
  2. B.Register + Direct Addressing
  3. C.Indirect + Reference Addressing
  4. D.Based Register + Offset Addressing
Q158
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Effective Address CalculationEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In segmented architecture addressing, what is the resulting 16-bit offset address obtained by adding base/index register values to a displacement offset called?
  1. A.Address
  2. B.Mode
  3. C.Effective Address
  4. D.Physical Address
Q159
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Segment Override PrefixesMedium๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
In the instruction 'MOV AX, [CS:BX]', what is the exact effect of the segment override prefix 'CS:'?
๐Ÿ’ป assembly Snippet
mov ax, [cs:bx]
  1. A.Associates segment CS with register AX for memory access
  2. B.Associates register BX with segment CS instead of the default segment DS
  3. C.Associates register BX with register AX
  4. D.None of the given options
Q160
โ“ MCQ๐Ÿ“˜ CS401๐Ÿ“‘ Lec 2๐Ÿท๏ธ Effective Address ComputationEasy๐Ÿ”โญ๐Ÿ’ก๐Ÿ“„๐ŸŽ“VU๐Ÿ›๏ธVU
Given BX = 0x0100 and DS = 0xFFF0, what is the calculated Effective Address (EA) for the instruction 'MOV [BX + 0x0100], AX'?
๐Ÿ’ป assembly Snippet
mov [bx + 0x0100], ax
  1. A.0x0020
  2. B.0x0200
  3. C.0x0300
  4. D.0x02000