Which x86 hardware interrupt vector is assigned to NMI (Non-Maskable Interrupt)?
Ch 09: Software Interrupts and DOS/BIOS Services
Covers IVT structure (256 vectors x 4 bytes each = 1KB), pushing flags and CS:IP during interrupt invocation, hooking existing software interrupts, and invoking DOS function calls for disk and character I/O.
174 Questions174 MCQs0 Short Questions0 Long Questions
SEMESTER PASS
CS401 - Computer Architecture and Assembly Language Programming Examination Practice
Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.
Showing 31 – 40 of 174 Questions
Page 4 of 18
In IBM PC architecture featuring dual 8259 Programmable Interrupt Controllers (PICs), which IRQ line serves as the cascading interrupt channel connecting the secondary slave PIC to the primary master PIC?
When a division overflow condition occurs (e.g., dividing by zero or quotient exceeding register capacity), the CPU is interrupted. What type of interrupt classification is this?
For what specific hardware condition or event is interrupt vector `INT 4` reserved in x86 architecture?
For what specific hardware purpose is interrupt vector `INT 1` reserved in x86 architecture?
Which CPU register is generally used to specify the service function number when calling BIOS or DOS interrupt routines?
In PC hardware architecture, IRQ 0 (connected to the 8254 Programmable Interval Timer) possesses which interrupt priority level relative to all other hardware IRQs?
Which x86 hardware interrupt vector is automatically triggered after the execution of each instruction when the Trap Flag (TF) is set during interactive debugging?
Which x86 interrupt vector is designated for the Arithmetic Overflow Exception conditionally triggered by the `INTO` instruction?
In PC hardware architecture, an Interrupt Request line (IRQ) on the 8259 PIC represents an input signal from external peripheral hardware. How many physical IRQ input lines does a single master 8259 PIC controller manage?