Which x86 assembly instruction pops the Instruction Pointer (`IP`), Code Segment (`CS`), and `FLAGS` register off the stack upon returning from an interrupt handler routine?
Ch 09: Software Interrupts and DOS/BIOS Services
Covers IVT structure (256 vectors x 4 bytes each = 1KB), pushing flags and CS:IP during interrupt invocation, hooking existing software interrupts, and invoking DOS function calls for disk and character I/O.
174 Questions174 MCQs0 Short Questions0 Long Questions
SEMESTER PASS
CS401 - Computer Architecture and Assembly Language Programming Examination Practice
Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.
Showing 51 – 60 of 174 Questions
Page 6 of 18
Which x86 hardware exception interrupt vector is reserved for the Trap / Single-Step Execution interrupt?
Which x86 hardware interrupt vector is designated for the NMI (Non-Maskable Interrupt) line?
To hook or intercept a software/hardware interrupt in x86 real mode, a program must modify the __________ table entry (4-byte far pointer) corresponding to that specific interrupt number.
To hook or intercept a software/hardware interrupt in x86 real mode, a program must modify the __________ table entry corresponding to that specific interrupt number.
On a standard dual-PIC IBM PC/AT system, which Interrupt Request line (IRQ) is reserved for cascading the secondary (slave) 8259 Programmable Interrupt Controller to the primary master PIC?
The 8259 Programmable Interrupt Controller (PIC) uses two I/O ports: Port `0x20` and Port `0x21`. Port `0x20` functions as the Control Port, while Port `0x21` serves as the __________.
The Intel 8088/8086 processor architecture categorizes interrupts into how many basic primary classes?
On the 8259 Programmable Interrupt Controller (PIC), the IRQ (Interrupt Request) interface consists of __________.
Which hardware IRQ (Interrupt Request) line is driven by the PS/2 or AT keyboard controller chip?