Which hardware Interrupt Request (IRQ) line is assigned by default to the primary Parallel Port (LPT1)?
Ch 08: String Instructions and Primitives
Comprehensive study of x86 string primitives operating across DS:SI and ES:DI, hardware-accelerated memory copy, screen clearing via STOSW, string length calculation via SCASB, and string comparison via CMPSB.
307 Questions307 MCQs0 Short Questions0 Long Questions
SEMESTER PASS
CS401 - Computer Architecture and Assembly Language Programming Examination Practice
Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.
Showing 161 – 170 of 307 Questions
Page 17 of 31
Among the hardware Interrupt Request (IRQ) lines managed by the primary 8259 PIC, what is the priority level of IRQ 0?
When a hardware or software interrupt is triggered, the processor pushes the current execution context onto the stack and loads new segment:offset values into CS and IP, while modifying which status register?
Which hardware Interrupt Request (IRQ) line on the master 8259 PIC is reserved as the cascading line connected to the secondary (slave) 8259 PIC?
When a division operation results in a quotient too large to fit in the destination register (Divide Overflow / Divide by Zero), what type of interrupt is triggered by the processor?
Which CPU register is standardly loaded with the service function number prior to invoking a BIOS or DOS software interrupt?
Which software interrupt vector is invoked to access DOS operating system services?
When using DOS INT 21h Service 0Ah (Buffered Keyboard Input), in which byte of the input buffer is the actual count of characters read returned?
What is the priority level of hardware IRQ 0 (System Timer) on the master 8259 Programmable Interrupt Controller?
Which interrupt vector is automatically generated by the CPU for single-step debugging when the Trap Flag (TF) is set?