In hard disk storage organization, what critical system structure is contained within the first physical sector (Master Boot Record / MBR)?
Ch 10: Hardware Interrupts and PIC 8259
Examines hardware interrupt architecture, masking interrupts via IMR (port 0x21), cascading master and slave PICs, sending non-specific EOI (0x20) commands, and servicing asynchronous peripheral requests.
189 Questions189 MCQs0 Short Questions0 Long Questions
SEMESTER PASS
CS401 - Computer Architecture and Assembly Language Programming Examination Practice
Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.
Showing 31 โ 40 of 189 Questions
Page 4 of 19
In the x86 peripheral I/O instruction `OUT`, which register serves as the source data register?
In standard DB-25 PC parallel printer port connectors, which range of signal pins is connected to ground?
On a standard 9-pin DB-9 RS-232 serial communication connector, which pin is assigned to RD (Received Data)?
On a standard 9-pin DB-9 RS-232 serial communication connector, which pin is assigned to Signal Ground?
On a standard 9-pin DB-9 RS-232 serial connector, which pin is assigned to TD (Transmitted Data)?
On a standard DB-25 parallel printer port connector, which range of pins is connected to signal ground?
On a standard DB-25 parallel printer port connector, which pin range is connected to signal ground?
The peripheral output instruction `OUT DX, AX` uses which register as its source data register for 16-bit word transfers?
On a standard 9-pin DB-9 RS-232 serial communication connector, which pin is assigned to DSR (Data Set Ready)?