Ch 12: Terminate and Stay Resident (TSR)

127 Questions127 MCQs0 Short Questions0 Long Questions
🎯 Exam Practice Papers
SEMESTER PASS

CS401 - Computer Architecture and Assembly Language Programming Examination Practice

Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.

πŸ“˜ VU MID TERM EXAMLectures 1 to 22
⏱️ 60 Mins

Mid Term Examination

Covers syllabus of Lectures 1 to 22 with 30 high-yield MCQs in a timed exam environment.

πŸ“30 MCQs
⏱️60 Minutes
πŸ“— VU FINAL TERM EXAMLectures 23 to 45
⏱️ 90 Mins

Final Term Examination

Comprehensive semester exam preparation with 45 MCQs covering Lectures 23 to 45 with complete course coverage.

πŸ“45 MCQs
⏱️90 Minutes
Showing 101 – 110 of 127 Questions
Page 11 of 13
Q101
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ 8259 PIC Interrupt Mask Register Port (0x21)MediumπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
In the 8259 Programmable Interrupt Controller (PIC), which I/O port address acts as the Interrupt Mask Register (IMR) for enabling or disabling individual hardware IRQs?
πŸ’» assembly Snippet
in al, 0x21
  1. A.Port 21 (0x21)
  2. B.Port 20 (0x20)
  3. C.Port 60 (0x60)
  4. D.Port 61 (0x61)
Q102
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ 8259 PIC Hardware Pin ArchitectureEasyπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
In the 8259 Programmable Interrupt Controller (PIC) hardware interface, the IRQ signal interface consists of:
  1. A.Eight input signals and one output signal
  2. B.One input signal and one output signal
  3. C.Eight input signals and eight output signals
  4. D.One input signal and eight output signals
Q103
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ Trap Flag (TF) Modification MechanicsMediumπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
Which CPU flag has no dedicated assembly instruction to clear it directly (unlike CLI for IF or CLD for DF)?
πŸ’» assembly Snippet
pushf
pop ax
and ax, 0xFEFF  ; Clear bit 8 (TF)
push ax
popf
  1. A.Trap flag (TF)
  2. B.Interrupt flag (IF)
  3. C.Direction flag (DF)
  4. D.None of the above
Q104
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ End of Interrupt (EOI) Signaling to 8259 PICEasyπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
An End of Interrupt (EOI) command signal is sent by the Interrupt Service Routine (Handler) to the:
πŸ’» assembly Snippet
mov al, 0x20
out 0x20, al  ; Send EOI to PIC
  1. A.Handler
  2. B.Processor
  3. C.IRQ line
  4. D.Programmable Interrupt Controller (PIC)
Q105
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ IRQ 0 Programmable Interval Timer InterruptEasyπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
Which hardware IRQ (Interrupt Request) line is generated by the system timer device (8254 PIT)?
  1. A.IRQ 0
  2. B.IRQ 1
  3. C.IRQ 2
  4. D.IRQ 3
Q106
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ 8259 PIC Interrupt Mask Register Port (0x21)MediumπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
The 8259 Programmable Interrupt Controller (PIC) utilizes I/O ports 0x20 and 0x21. Port 0x20 is the Control port, while Port 0x21 is the:
πŸ’» assembly Snippet
in al, 0x21
or al, 0x01   ; Mask IRQ 0
out 0x21, al
  1. A.Interrupt Mask Register (IMR) port
  2. B.Interrupt port
  3. C.Output port
  4. D.Input port
Q107
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ 8259 PIC Interrupt Mask Register Port (0x21)MediumπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
In the 8259 Programmable Interrupt Controller (PIC), which I/O port address functions as the Interrupt Mask Register (IMR)?
πŸ’» assembly Snippet
in al, 0x21
  1. A.19
  2. B.20
  3. C.21
  4. D.22
Q108
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ Keyboard Hardware Port 0x60 InputEasyπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
Which assembly instruction is used to read a scan code character from the PC keyboard controller data port (I/O port 0x60)?
πŸ’» assembly Snippet
in al, 0x60
  1. A.in al, 0x60
  2. B.out al, 0x60
  3. C.in al, 0x80
  4. D.out al, 0x80
Q109
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ x86 Interrupt Vector Priority Ranking (INT 0)EasyπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
Among the CPU interrupt vectors listed below, which possesses the highest architectural priority?
  1. A.INT 3
  2. B.INT 2
  3. C.INT 1
  4. D.INT 0
Q110
❓ MCQπŸ“˜ CS401πŸ“‘ Lec 12🏷️ 8259 PIC Interrupt Mask Register Port (0x21)MediumπŸ”β­πŸ’‘πŸ“„πŸŽ“VUπŸ›οΈVU
In the 8259 Programmable Interrupt Controller (PIC), which I/O port address is used for selectively enabling or disabling individual hardware interrupts?
πŸ’» assembly Snippet
in al, 0x21
or al, 0x01   ; Mask IRQ 0
out 0x21, al
  1. A.19
  2. B.20
  3. C.21
  4. D.22