In the 8259 Programmable Interrupt Controller (PIC), which I/O port address acts as the Interrupt Mask Register (IMR) for enabling or disabling individual hardware IRQs?
Ch 12: Terminate and Stay Resident (TSR)
In-depth study of writing Terminate and Stay Resident (TSR) programs in assembly, preserving resident memory blocks, intercepting keyboard scancodes via INT 09h, and unhooking interrupt vectors cleanly.
127 Questions127 MCQs0 Short Questions0 Long Questions
SEMESTER PASS
CS401 - Computer Architecture and Assembly Language Programming Examination Practice
Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.
Showing 101 β 110 of 127 Questions
Page 11 of 13
In the 8259 Programmable Interrupt Controller (PIC) hardware interface, the IRQ signal interface consists of:
Which CPU flag has no dedicated assembly instruction to clear it directly (unlike CLI for IF or CLD for DF)?
An End of Interrupt (EOI) command signal is sent by the Interrupt Service Routine (Handler) to the:
Which hardware IRQ (Interrupt Request) line is generated by the system timer device (8254 PIT)?
The 8259 Programmable Interrupt Controller (PIC) utilizes I/O ports 0x20 and 0x21. Port 0x20 is the Control port, while Port 0x21 is the:
In the 8259 Programmable Interrupt Controller (PIC), which I/O port address functions as the Interrupt Mask Register (IMR)?
Which assembly instruction is used to read a scan code character from the PC keyboard controller data port (I/O port 0x60)?
Among the CPU interrupt vectors listed below, which possesses the highest architectural priority?
In the 8259 Programmable Interrupt Controller (PIC), which I/O port address is used for selectively enabling or disabling individual hardware interrupts?