In 8088 CPU architecture, conditional jump instructions (such as JZ, JNZ, JA, JB) are strictly restricted to which type of jump distance?
Ch 09: Software Interrupts and DOS/BIOS Services
Covers IVT structure (256 vectors x 4 bytes each = 1KB), pushing flags and CS:IP during interrupt invocation, hooking existing software interrupts, and invoking DOS function calls for disk and character I/O.
174 Questions174 MCQs0 Short Questions0 Long Questions
SEMESTER PASS
CS401 - Computer Architecture and Assembly Language Programming Examination Practice
Timed practice exam simulation for CS401 - Computer Architecture and Assembly Language Programming.
Showing 131 – 140 of 174 Questions
Page 14 of 18
Among the hardware interrupt request lines handled by the 8259 Programmable Interrupt Controller (PIC), which interrupt possesses the highest priority?
When executing the OUT assembly instruction to write data to an I/O port, which register serves as the mandatory source operand?
I/O address space (via the M/IO# control pin) is selected when which of the following instructions is executed by the processor?
In the 8259 Programmable Interrupt Controller (PIC), which I/O port address acts as the Interrupt Mask Register (IMR) for selectively enabling or disabling interrupts?
When executing the IN assembly instruction to read data from an I/O port, which register serves as the compulsory destination operand?
For external hardware to generate an interrupt directly to the 8088 processor, how many physical pins are provided on the outside of the CPU package?
Which of the following assembly instructions is used to read a scan code character from the keyboard controller port?
The 8259 Programmable Interrupt Controller (PIC) chip hardware interface possesses:
The physical interface connector used for the PC parallel port (LPT port) is called: